Expoint – all jobs in one place
Finding the best job has never been easier
Limitless High-tech career opportunities - Expoint

Cisco Senior DFx/RTL Engineer 
United States, California, San Jose 
110401738

28.07.2025

Your Impact:

You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle.

Key Responsibilities:

  • Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
  • Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
  • Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
  • Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
  • The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Minimum Qualifications:

  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with at least 10 years of experience.
  • Prior experience with MBIST Architecture, MBIST Implementation and Verification. MBIST ATE bringup, post silicon debug and Diagnostics.
  • Prior experience with Jtag protocols, Scan architectures, including memory BIST and boundary scan.
  • Prior DFX experience (DFT + Debug logic/features)
  • Prior exposure to LINT/CDC/timing constraints/etc
  • Verilog design experience – developing custom DFT logic & IP integration; familiarity with functional verification

Preferred Qualification:

  • DFT CAD development – Test Architecture, Methodology and Infrastructure
  • Test Static Timing Analysis
  • Post silicon validation using DFT patterns.

Day to day, we focus on the give and take. We give our best, give our egos a break, and give of ourselves (because giving back is built into our DNA.) We take accountability, bold steps, and take difference to heart.